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Abstract 
Charge-trap memory with high-κ dielectric materials is considered to be a 
promising candidate for next-generation memory devices. Ultrathin layered two-
dimensional (2D) materials like graphene and MoS2 have been receiving much 
attention because of their novel physical properties and potential applications in 
electronic devices. Here, we report on a dual-gate charge-trap memory device 
composed of a few-layer MoS2 channel and a three-dimensional (3D) 
Al2O3/HfO2/Al2O3 charge-trap gate stack. Owing to the extraordinary trapping 
ability of both electrons and holes in HfO2, the MoS2 memory device exhibits an 
unprecedented memory window exceeding 20 V. More importantly, with a back 
gate the window size can be effectively tuned from 15.6 to 21 V; the program/erase 
current ratio can reach up to 104, far beyond Si-based flash memory, which allows 
for multi-bit information storage. Furthermore, the device shows a high mobility 
of 170 cm2V-1s-1, a good endurance of hundreds of cycles and a stable retention of 
~28% charge loss after 10 years which is drastically lower than ever reported 
MoS2 flash memory. The combination of 2D materials with traditional high-κ 
charge-trap gate stacks opens up an exciting field of novel nonvolatile memory 
devices. 
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Atomically thin 2D materials like graphene and MoS2 has been extensively 
studied recently because of their promising applications in optoelectronics1, 2, 
spintronics3-7, transparent and flexible devices8-12. Due to its remarkable properties, 
such as high carrier mobility and mechanical flexibility, graphene has been 
incorporated into nonvolatile memory structures serving as a floating gate13, 14 or a 
transparent channel15. However, owing to its zero band gap16, the graphene channeled 
memory devices typically possess a low program/erase current ratio, which 
significantly hinders its application in nonvolatile memory devices. Unlike graphene, 
MoS2 has a transition from indirect band gap (1.2 eV) to a direct band gap (1.8 eV) in 
monolayer17, 18. Its field effect transistors19 show a high mobility of 200 cm2V-1s-1 with 
a high on/off ratio approximately 108. To potentially enhance the program/erase current 
ratio, attempts were made to replace graphene with MoS2 as a channel material in a 
ferroelectric memory20 or as a charge-trap layer in a graphene flash memory21. It was 
demonstrated that the monolayer MoS2 is very sensitive to the presence of charges14. 
However, the relatively small memory window, the degraded mobility, and the 
insufficient trap capability in those devices require further improvement of the charge-
trap stack in the MoS2 memory device. 
It is known that high-κ dielectrics can serve as excellent charge-trap layers due to 
their reduced coupling crosstalk, weak charge leakage and good scalability22, 23. 
Recently, various kinds of high-κ dielectrics were investigated including HfO2, TiO2, 
HfAlO and so on24-29, among which the Al2O3/HfO2/Al2O3 gate stack has been widely 
used because of its high transparency, extraordinary thermal stability and remarkable 
trap capability30-33. Previous studies have also shown that the high-κ dielectrics can 
greatly enhance the mobility of MoS2 transistors19, 34. Thus, we anticipate that the 
integration of MoS2 with Al2O3/HfO2/Al2O3 can significantly enlarge the memory 
window and enhance the device performance. 
In this letter, we demonstrate a nonvolatile dual-gate charge-trap memory based 
on MoS2 and high-κ HfO2. As expected, the device shows a substantial memory 
window originated from the superior trapping capacity of the Al2O3/HfO2/Al2O3 stack. 
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A back-gate electrode was also used to tune the carrier density of MoS2, giving rise to 
a systematic shift of the threshold voltage and a gate-tunable memory window, thus 
enabling multi-bit information storage. The application of the conventional 
Al2O3/HfO2/Al2O3 gate stack renders a possibility for a massive production of high-
performance MoS2-based 2D memory devices. 
 
Results  
Device preparation and characterizations. Few-layer MoS2 is obtained through 
mechanical exfoliation from bulk MoS2 crystals onto pre-patterned SiO2/Si substrates.  
The thickness of SiO2 is 270 nm. Two Cr/Au electrodes of 12nm/100nm were deposited 
via e-beam evaporation to form source and drain contacts. Subsequently, the 
Al2O3/HfO2/Al2O3 gate stack was grown via an atomic layer deposition (ALD) system 
with a layer thickness of 7nm/8nm/30nm, respectively. More details of device 
fabrication process can be found in the “methods” section and in the supplementary 
Figure S1. A typical device architecture is shown in Figure 1a (also see a SEM picture 
in Figure 1b inset). An applied top gate voltage (VTG) modulates the amount of charge 
stored in the HfO2 charge-trap layer, causing the variation of the conductivity of the 
MoS2 channel. A back-gate voltage (VBG) was applied to the degenerately doped silicon 
substrate to tune the memory characteristics by systematically shifting the Fermi level 
of MoS2. To check the gate modulation, I-V curves at different top-gate voltage were 
measured (Figure 1b): the source-drain current (IDS) varies linearly with source-drain 
voltage (VDS), indicative of developing Ohmic contacts35, 36. The transfer curve (IDS-
VTG) of the device can be obtained by sweeping VTG while keeping the back gate 
grounded (Figure 1c). With VDS gradually rising from 100 to 600 mV, a maximal on/off 
ratio higher than 105 was acquired. The calculated field-effect mobility of the memory 
device is about 170 cm2V-1s-1. Such a high mobility could be attributed to the 
encapsulation of MoS2 in a high-κ dielectric environment which reduces the Coulomb 
scattering and modifies the phonon dispersion in few-layer MoS234, 37. The MoS2 in our 
device is measured to be about 3-4 layers by Raman spectroscopy (Figure 1c inset)38. 
To elucidate the effect of interface charges on the device performance, it is necessary 
5 
 
to measure the hysteresis behavior of IDS - VBG (Figure 1d). When VBG is swept between 
-40 and +40 V, the overlap of the forward and backward sweep curves shows a clean 
interface between SiO2 and the MoS2 channel39. 
The transfer characteristics were further explored to probe the storage capability 
of the MoS2 memory device. As shown in Figure 2a, with VBG=0, VTG was swept from 
-26 to +26 V and back to -26 V. A huge memory window of 20 V was observed, 
primarily originated from a large amount of electrons and holes stored in the HfO2 
charge-trap layer. Figure 2b illuminates the device operation process. When VTG is 
swept towards a high positive value, electrons can tunnel through the 7 nm-thick Al2O3 
barrier by means of Fowler-Nordheim tunneling40. The resultant accumulation of 
electrons in HfO2 screens the top-gate electric field to reach the MoS2 channel, which 
results in a positive shift of the threshold voltage (red curve in Figure 2a). When VTG is 
swept from the positive to the negative direction, however, electrons are transferred 
back from the charge layer to the channel; simultaneously holes tunnel through the 
barrier and are trapped in the HfO2 layer which causes the threshold shifting to the 
negative direction. The capability of electron and hole trapping leads to the appreciable 
memory window as large as 20 V, which is different from previously reported memory 
devices using monolayer MoS2 as the channel14, 21.  
The amount of charge stored in the charge-trap layer can be modulated by 
gradually changing the maximum (+VTG.max) and minimum (-VTG.max) voltage applied 
on the top gate. Figure 2c shows the enlarged hysteresis window when ︱VTG.max︱
becomes larger. As aforementioned, the shift of the threshold voltage towards negative 
and positive direction corresponds to the hole and the electron trapping, respectively. 
The deduced threshold voltage shift (∆V) as a function of VTG.max is summarized in 
Figure 2d. The amount of charge stored in the charge-trap layer can be estimated from 
the expression41 𝑛 = (∆𝑉 × 𝐶𝐻𝐹−𝐴𝐿) 𝑒⁄ , where 𝑒  is the electron charge, ∆V is the 
threshold voltage shift towards the negative or the positive direction compare to the 
original transfer curve. According to Figure 2c-d, the hysteresis window of the sweep 
between -10 and +10 V is close to zero, thus it can be defined as the original transfer 
curve, corresponding to no tunneled electrons or holes existing in the charge-trap 
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layer. 𝐶𝐻𝐹−𝐴𝐿 = 𝜀0𝜀𝐴𝐿 𝑑𝐴𝐿⁄  is the capacitance between the HfO2 charge-trap layer and 
the top gate, where 𝜀0  is the vacuum permittivity, 𝜀𝐴𝐿  and 𝑑𝐴𝐿  are the relative 
dielectric constant (~8) and thickness (~30 nm) of the Al2O3 blocking layer, 
respectively. The calculated density of stored electrons and holes is on the order of 
~8.6×1013 cm-2 and ~1.9×1014 cm-2, respectively, which is much higher than previously 
reported memory devices using graphene or graphene oxide as charge-trap layers.13, 42 
The lower tunneling barrier height of holes than electrons is accounted for the high trap 
density of holes43, as detailed in supplementary Figure S2. 
To study the dynamic transition rate of the MoS2 memory device15, 21, a negative 
pulse (-26 V, duration of 3 s) was applied to the top gate (VBG = 0) to set the device in 
the erase state, followed by a +26 V pulse with different duration time. The reading 
procedure was performed by sweeping IDS-VTG in a very small range (-5 to +9 V) to 
minimize the effect of the measurements to the device’s state. After each reading 
operation, a negative pulse (-26 V, duration of 3 s) was applied on the top gate to the 
reset the device in the erase state. The threshold voltage shift ∆𝑉𝑇𝐻 was acquired by 
applying a linear fit to the linear regime of the reading IDS-VTG curve. Figure 3a shows 
a clear shift of the threshold voltage when the width of the pulse is changed to 10 ms, 
which sets a reference for the following dynamic behavior measurements. ∆𝑉𝑇𝐻 
shows nearly a saturation behavior when the pulse width increases to 3 s (Figure 3a). 
The charge-trapping rate can be estimated from the expression 
(𝑑𝑁𝑡𝑟𝑎𝑝 𝑑𝑡) = (⁄ 𝐶𝐻𝐹−𝐴𝐿 𝑒) (∆𝑉𝑇𝐻 ∆𝑡⁄⁄ ), where ∆𝑉𝑇𝐻  is the threshold voltage shift 
and ∆𝑡 is the pulse width. The calculated charge-trapping rate (𝑑𝑉𝐺 𝑑𝑡)⁄  varies from 
1019 to 1014 cm-2 t-1 when the pulse width changes from 1 ms to 3 s, which is much 
higher than other MoS2-based memory devices21. The reason for such a high charge-
trap rate is because of the thin Al2O3 tunnel layer (only 7 nm), which makes 
electron/hole charges much easier to tunnel through44. 
The retention characteristics of the device are determined by the height of the 
tunneling barrier and the depth of potential well formed in the Al2O3/HfO2/Al2O3 
charge-trap stack45. Figure 3c inset shows the threshold voltage at different time 
intervals after programming the device with a positive pulse (+26 V, duration of 3 s). 
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To prevent perturbation of the measurements to the device state, the transfer curve was 
also obtained in a small voltage range (-4 to +4 V). The extracted threshold voltage 
∆𝑉𝑅𝑇𝐻 varies from 7.5 to 6.4 V after 10
4 s (Figure 3c), from which we estimate that 
only ~28% of the charges will be lost after 10 years. The enhancement of the retention 
characteristics of our MoS2 memory device is also related to the relatively clean 
interface between MoS2 and the Al2O3 tunneling barrier.14, 39 To test the endurance of 
the memory device, a sequence of pulse (±26 V, duration of 200 ms) was applied to the 
top gate with VBG = 0 while IDS was measured (VDS = 50 mV). As presented in Figure 
3d, the device is stable after 120 cycles. The robustness and stability of the device shows 
a great perspective of applications in nonvolatile memory technology. 
 
Tunable characteristics of the MoS2 memory device. Memory cells with tunable 
characteristics can be used in multi-operational mode circuits where one device can 
show various functionalities.46 To demonstrate such tenability, a back-gate voltage is 
applied to the MoS2 channel and the transfer curves between -26 and +26 V were 
obtained under different VBG (Figure 4). It is noted that the window size can be 
effectively tuned from 15.6 to 21 V with VBG varying from +35 to -35 V (Figure 4 inset). 
The mechanism of the back-gate tunability can be qualitatively explained as follows: 
the negative VBG moves the Fermi level of the MoS2 approaching the middle of the 
bandgap and makes it more intrinsic, thus becoming sensitive to the charges stored in 
the charge-trap layer, which also results in its being easily turned off. On the contrary, 
the positive VBG makes the MoS2 channel highly doped and insensitive to the tunneling 
charges. The device is thus difficult to be switched off, leading to a smaller memory 
window. 
To further investigate the tenability and the stability of the device under different 
back-gate voltage, the dynamic behavior was revisited. With VDS = 50 mV, switching 
between the program and the erase state is achieved by applying negative and positive 
pulses to the top gate with different VBG. As illustrated in Figure 5a, b and c, the device 
was set to a program state when a +26 V pulse with a duration of 200 ms was applied 
which makes the electrons accumulated in the charge-trap layer. We note that the 
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charge density in the MoS2 channel can suddenly increase during the positive pulse, as 
depicted by the source-drain current peak in Figure 5a, b and c. The device remains in 
the program state after the top-gate voltage is reset to 0 V; and the relatively low current 
corresponds to the device OFF state. After three seconds, a negative pulse (-26 V, 200 
ms) is applied to set the device in the erase state. The high current reassembles the ON 
state. Importantly, there is no obvious decay or increase of the ON current, suggesting 
that the interface between MoS2 and Al2O3 is clean14, 39. The application of VBG also 
leads to the change of the ON and OFF currents. When VBG =-35 V, the MoS2 channel 
becomes more intrinsic with a relatively low conductance thus the ON and OFF current 
is low (Figure 5a). In comparison, When VBG =+35 V a high ON and OFF current level 
can be achieved (Figure 5c).  
The retention of the program/erase state of the device was also measured with VDS 
= 50 mV under different VBG. With a negative voltage pulse (-26 V, 3 s), the erase state 
current of the device was monitored in 2000 s. Subsequently, a positive voltage pulse 
(+26 V, 3 s) was applied to the top gate while the program current was recorded on the 
same time scale. Owing to the back-gate voltage, we can tune the level of program and 
erase current, for instance, VBG =-35 V enlarges the program/erase current ratio to the 
order of 104, making it easy for read-out; however, VBG =+35 V can dramatically reduce 
the current ratio to be about 3, demonstrating a wide range of tunability. Figure 5b, c 
and d also show six different current levels of the memory device and at least 2 bits can 
be stored in the memory device47. Compared to other multi-bit storage methods4848, the 
different current levels tuned by the back gate in the MoS2 memory device are more 
controllable and stable which may allow for future applications of large-scale MoS2-
based nonvolatile memory devices. 
To verify the hole storage capability in the charge-trap layer, the top-gate voltage 
was swept from -VTG.max to +VTG.max under a specific VBG of -35, 0, +35 V, as shown in 
Figure 5d, e and f, respectively. It is noted that the shift of the threshold voltage in the 
negative direction becomes smaller when VBG increases to +35 V. This is because the 
positive VBG electrostatically dopes the MoS2 channel thus reducing the number of holes; 
so there are less holes tunneling though the barrier. The expansion of the memory 
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window under VBG of -35 V is consistent with the results form Figure 4, evidencing a 
strong capability of the hole storage in our memory device. 
In summary, we have demonstrated a dual-gate charge-trap memory device based 
on few-layer MoS2 and Al2O3/HfO2/Al2O3 charge-trap stack. Utilizing a back-gate 
structure, the memory window and the program/erase current ratio can be efficiently 
modulated. The robustness and stability of the tunable MoS2-HfO2 memory is 
promising for multi-bit information storage. 
 
Methods 
Device fabrication and Electrical characterization. Drain-source electrodes were 
fabricated by e-beam lithography (EBL) using PMMA/MMA bilayer polymer. Cr/Au 
(12nm/100nm) electrodes were deposited by e-beam evaporation. After lift-off, a 1 nm-
thick Al layer was deposited and oxidized in the air for 24 hours, acting as a seed layer 
for subsequent deposition of Al2O3/HfO2/Al2O3 (7nm/8nm/30nm) via atomic layer 
deposition (ALD). During the ALD process, trimethylaluminum and trtrakis (ethyl-
methylamido) hafnium were reacted at 200ºC with water for Al2O3 and HfO2, 
respectively. The top-gate (Cr/Au 12nm/100nm) electrode was fabricated using another 
EBL and metal deposition process. Electrical properties of the fabricated devices were 
measured in a probe station using a semiconductor device parameter analyzer (Agilent, 
B1500A). 
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Figure 1| A schematic structure of the MoS2 charge-trap memory device and the field 
effect transistor (FET) performance. (a) Dual-gate device structure. The few-layer MoS2 
and 8 nm-thick HfO2 serve as the channel and the trap layer, respectively. (b) The output 
characteristics (IDS-VDS) of the device under different top-gate voltage. The inset shows a 
scanning electron microscopy (SEM) image of the memory device. Scale bar, 10 μm. (c) 
Transfer curves of the device with the top gate. The inset shows a Raman spectrum of the 
MoS2 used in the device, which is determined to be 3-4 layers. (d) IDS-VBG curves of the 
device with the back-gate voltage sweeping back and forth between -40 and +40 V, 
showing negligible interface charge states.  
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Figure 2| Memory window and device band diagram. (a) Threshold voltage shift when 
sweeping VTG from -26 to +26 V back and forth. The hysteresis of the transfer curves 
defines a memory window of ~20 V. (b) Band diagram of the program/erase state of the 
device under positive and negative VTG. Positive VTG programs the device. Electrons 
tunneling from the few-layer MoS2 channel are accumulated in the HfO2 charge-trap layer. 
Negative VTG erases the device. Holes tunnel from the few-layer MoS2 channel to the HfO2 
charge-trap layer. (c) ITG - VTG characteristics under different VTG.Max at VDS = 50 mV.  (d) 
Extraction of memory window vs VTG.Max. The memory window increases from ~1 to ~20 V 
in our experimental settings. 
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Figure 3| Retention and endurance of the memory device. (a) Transfer curves of IDS-
VTG in a narrow range of -5~+8 V under different pulse duration (1us-3s). (b) Extracted 
threshold voltage shift and calculated charge trap rate as a function of the pulse width. (c) 
Retention time of the threshold voltage. The programing pulse is set to be +26 V with 3 s 
duration. Inset shows the transfer curves (IDS-VTG) swept in different time intervals. 
Threshold voltage was obtained by linearly fitting to the transfer curves. We estimate that 
only 28% of the charges will be lost after 10 years. (d) Endurance of the memory device 
for 120 cycles with the program/erase voltage being +26 V, 200 ms duration and -26 V, 200 
ms duration  
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Figure 4| Effect of back-gate voltage on the memory window. The top gate of the 
device was swept from -26 to +26 V back and forth under different VBG ranging from -35 to 
+35 V. The inset summarizes the size of the memory window with respect to the VBG.    
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Figure 5| Influence of the back-gate voltage on the memory characteristics. (a), (b) 
and (c), the dynamic behavior of the device under a back-gate voltage of -35, 0 and +35 
V, respectively. They were applied with a program voltage of +26 V (VTG), 200 ms duration 
and an erase voltage of -26V, 200 ms duration (VDS = 50 mV). Negative back-gate voltage 
(-35 V) reduces the current levels of ON (Erase, device on) and OFF (Program, device off) 
states. In contrast, the positive back-gate voltage (+35 V) leads to higher ON and OFF 
current levels. (d), (e) and (f), the stability of program/erase state of the device after 
programing at +26 V, 3 s duration and erasing at -26 V, 3 s duration (VDS = 50 mV). The 
program/erase current ratio of the device varies from 3 to ~104 when the back-gate voltage 
changes from -35 to +35 V.(g), (h) and (i), significant change of the threshold voltage shift 
upon the application of the back-gate voltage (VDS = 30 mV). The negative part of the 
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threshold voltage shift corresponds to the hole trapping which can be suppressed by the 
positive back-gate voltage, vice versa for the electron trapping in the positive part.  
 
 
 
 
References 
 
1. Roy K, et al. Graphene-MoS2 hybrid structures for multifunctional photoresponsive memory 
devices. Nature nanotechnology 8, 826-830 (2013). 
 
2. Yu WJ, et al. Highly efficient gate-tunable photocurrent generation in vertical heterostructures 
of layered materials. Nature nanotechnology 8, 952-958 (2013). 
 
3. Zhang YJ, Oka T, Suzuki R, Ye JT, Iwasa Y. Electrically switchable chiral light-emitting 
transistor. Science 344, 725-728 (2014). 
 
4. Woods CR, et al. Commensurate–incommensurate transition in graphene on hexagonal boron 
nitride. Nature Physics 10, 451-456 (2014). 
 
5. Wu S, et al. Electrical tuning of valley magnetic moment through symmetry control in bilayer 
MoS2. Nature Physics 9, 149-153 (2013). 
 
6. Xu X, Yao W, Xiao D, Heinz TF. Spin and pseudospins in layered transition metal 
dichalcogenides. Nature Physics 10, 343-350 (2014). 
 
7. Young AF, et al. Spin and valley quantum Hall ferromagnetism in graphene. Nature Physics 8, 
550-556 (2012). 
 
8. Peng L, Peng X, Liu B, Wu C, Xie Y, Yu G. Ultrathin two-dimensional MnO2/graphene hybrid 
nanostructures for high-performance, flexible planar supercapacitors. Nano letters 13, 2151-
2157 (2013). 
 
9. Pu J, Yomogida Y, Liu K-K, Li L-J, Iwasa Y, Takenobu T. Highly flexible MoS2 thin-film 
transistors with ion gel dielectrics. Nano letters 12, 4013-4017 (2012). 
 
10. Yoon J, et al. Highly flexible and transparent multilayer MoS2 transistors with graphene 
electrodes. Small 9, 3295-3300 (2013). 
 
11. Lee G-H, et al. Flexible and transparent MoS2 field-effect transistors on hexagonal boron 
16 
 
nitride-graphene heterostructures. ACS nano 7, 7931-7936 (2013). 
 
12. Chang H-Y, et al. High-performance, highly bendable MoS2 transistors with high-K dielectrics 
for flexible low-power systems. ACS nano 7, 5446-5452 (2013). 
 
13. Hong AJ, et al. Graphene Flash Memory. ACS nano 5, 7812-7817 (2011). 
 
14. Bertolazzi S, Krasnozhon D, Kis A. Nonvolatile memory cells based on MoS2/graphene 
heterostructures. ACS nano 7, 3246-3252 (2013). 
 
15. Kim SM, et al. Transparent and Flexible Graphene Charge-Trap Memory. ACS nano 6, 7879-
7884 (2012). 
 
16. Kim K, Choi JY, Kim T, Cho SH, Chung HJ. A role for graphene in silicon-based semiconductor 
devices. Nature 479, 338-344 (2011). 
 
17. Mak KF, Lee C, Hone J, Shan J, Heinz TF. Atomically Thin MoS2: A New Direct-Gap 
Semiconductor. Physical Review Letters 105,  (2010). 
 
18. Ganatra R, Zhang Q. Few-Layer MoS2: A Promising Layered Semiconductor. ACS nano 8, 
4074-4099 (2014). 
 
19. Radisavljevic B, Radenovic A, Brivio J, Giacometti V, Kis A. Single-layer MoS2 transistors. 
Nature nanotechnology 6, 147-150 (2011). 
 
20. Lee HS, et al. MoS2 Nanosheets for Top-Gate Nonvolatile Memory Transistor Channel. Small 
8, 3111-3115 (2012). 
 
21. Choi MS, et al. Controlled charge trapping by molybdenum disulphide and graphene in ultrathin 
heterostructured memory devices. Nature communications 4, 1624 (2013). 
 
22. Yao Y, et al. In situ electron holography study of charge distribution in high-κ charge-trapping 
memory. Nature communications 4, 2764 (2013). 
 
23. Wu J-Y, Chen Y-T, Lin M-H, Wu T-B. Ultrathin HfON trapping layer for charge-trap memory 
made by atomic layer deposition. IEEE Electron Device Letters 31, 993-995 (2010). 
 
24. Yang HJ, et al. Comparison of MONOS Memory Device Integrity When Using Hf1-x-yNxOy 
Trapping Layers With Different N Compositions. IEEE Transactions on Electron Devices 55, 
1417-1423 (2008). 
 
25. Maikap S, et al. Charge trapping characteristics of atomic-layer-deposited HfO2 films with 
Al2O3 as a blocking oxide for high-density non-volatile memory device applications. 
Semiconductor Science and Technology 22, 884-889 (2007). 
17 
 
 
26. Sharma SK, Prasad B, Kumar D. Application of high-k dielectric stacks charge trapping for 
CMOS technology. Materials Science and Engineering: B 166, 170-173 (2010). 
 
27. Hung M-F, Wu Y-C, Chang J-J, Chang-Liao K-S. Twin Thin-Film Transistor Nonvolatile 
Memory With an Indium–Gallium–Zinc–Oxide Floating Gate. IEEE Electron Device Letters 
34, 75-77 (2013). 
 
28. Lo Y-S, Liu K-C, Wu J-Y, Hou C-H, Wu T-B. Bandgap engineering of tunnel oxide with 
multistacked layers of Al2O3/HfO2/SiO2 for Au-nanocrystal memory application. Applied 
Physics Letters 93, 132907 (2008). 
 
29. Reading MA, et al. High resolution medium energy ion scattering analysis for the quantitative 
depth profiling of ultrathin high-k layers. Journal of Vacuum Science & Technology B: 
Microelectronics and Nanometer Structures 28, C1C65 (2010). 
 
30. Chen W, Liu W-J, Zhang M, Ding S-J, Zhang DW, Li M-F. Multistacked Al2O3/HfO2/SiO2 
tunnel layer for high-density nonvolatile memory application. Applied Physics Letters 91, 
022908 (2007). 
 
31. Chang S, Song Y-W, Lee S, Lee SY, Ju B-K. Efficient suppression of charge trapping in ZnO-
based transparent thin film transistors with novel Al2O3/HfO2/Al2O3 structure. Applied Physics 
Letters 92, 192104 (2008). 
 
32. Suh DC, et al. Improved thermal stability of Al2O3/HfO2/Al2O3 high-k gate dielectric stack on 
GaAs. Applied Physics Letters 96, 142112 (2010). 
 
33. Uk Lee D, Jun Lee H, Kyu Kim E, You H-W, Cho W-J. Low operation voltage and high thermal 
stability of a WSi2 nanocrystal memory device using an Al2O3/HfO2/Al2O3 tunnel layer. Applied 
Physics Letters 100, 072901 (2012). 
 
34. Jena D, Konar A. Enhancement of Carrier Mobility in Semiconductor Nanostructures by 
Dielectric Engineering. Physical Review Letters 98,  (2007). 
 
35. Chuang S, et al. MoS2 P-type Transistors and Diodes Enabled by High Work Function MoOx 
Contacts. Nano letters 14, 1337-1342 (2014). 
 
36. Lee YT, et al. Graphene Versus Ohmic Metal as Source-Drain Electrode for MoS2 Nanosheet 
Transistor Channel. Small 10, 2356-2361 (2014). 
 
37. Radisavljevic B, Kis A. Mobility engineering and a metal-insulator transition in monolayer 
MoS2. Nature materials 12, 815-820 (2013). 
 
38. Li H, et al. From Bulk to Monolayer MoS2: Evolution of Raman Scattering. Advanced 
18 
 
Functional Materials 22, 1385-1390 (2012). 
 
39. Late DJ, Liu B, Matte HR, Dravid VP, Rao C. Hysteresis in single-layer MoS2 field effect 
transistors. ACS nano 6, 5635-5641 (2012). 
 
40. Lenzlinger M, Snow E. Fowler-Nordheim Tunneling into Thermally Grown SiO2. Journal of 
Applied Physics 40, 278-283 (1969). 
 
41. Cappelletti P, Golla C. Flash memories. Kluwer Academic Publishers (1999). 
 
42. Mishra A, Janardanan A, Khare M, Kalita H, Kottantharayil A. Reduced Multilayer Graphene 
Oxide Floating Gate Flash Memory With Large Memory Window and Robust Retention 
Characteristics. IEEE Electron Device Letters 34, 1136-1138 (2013). 
 
43. Britnell L, et al. Field-effect tunneling transistor based on vertical graphene heterostructures. 
Science 335, 947-950 (2012). 
 
44. Lee S, et al. Impact of gate work-function on memory characteristics in 
Al2O3/HfOx/Al2O3/graphene charge-trap memory devices. Applied Physics Letters 100, 023109 
(2012). 
 
45. Ding S-J, Zhang M, Chen W, Zhang DW, Wang L-K. Memory Effect of Metal-Insulator-Silicon 
Capacitor with HfO2-Al2O3 Multilayer and Hafnium Nitride Gate. Journal of Electronic 
Materials 36, 253-257 (2007). 
 
46. Han S-T, et al. Energy-Band Engineering for Tunable Memory Characteristics through 
Controlled Doping of Reduced Graphene Oxide. ACS nano 8, 1923-1931 (2014). 
 
47. Wang G, et al. Nanoporous Silicon Oxide Memory. Nano letters, Article ASAP  (2014). 
 
48. Chen M, Nam H, Wi S, Priessnitz G, Gunawan IM, Liang X. Multibit Data Storage States 
Formed in Plasma-Treated MoS2 Transistors. ACS nano 8, 4023-4032 (2014). 
 
 
